View AMPAL22V10_222087.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

FINAL
COM'L: -7/10/15
PAL22V10 Family, AMPAL22V10/A
24-Pin TTL Versatile PAL Device
DISTINCTIVE CHARACTERISTICS
s As fast as 7.5-ns propagation delay and 91 MHz fMAX (external) s 10 Macrocells programmable as registered or combinatorial, and active high or active low to match application needs s Varied product term distribution allows up to 16 product terms per output for complex functions
Advanced Micro Devices
s Global asynchronous reset and synchronous preset for initialization s Power-up reset for initialization and register preload for testability s Extensive third-party software and programmer support through FusionPLD partners s 24-Pin SKINNYDIP, 24-pin Flatpack and 28-pin PLCC and LCC packages save space
GENERAL DESCRIPTION
The PAL22V10 provides user-programmable logic for replacing conventional SSI/MSI gates and flip-flops at a reduced chip count. The PAL22V10 device implements the familiar Boolean logic transfer function, the sum of products. The PAL device is a programmable AND array driving a fixed OR array. The AND array is programmed to create custom product terms, while the OR array sums selected terms at the outputs. The product terms are connected to the fixed OR array with a varied distribution from 8 to 16 across the outputs (see Block Diagram). The OR sum of the products feeds the output macrocell. Each macrocell can be programmed as registered or combinatorial, and active high or active low. The output configuration is determined by two fuses controlling two multiplexers in each macrocell. AMD's FusionPLD program allows PAL22V10 designs to be implemented using a wide variety of popular industry-standard design tools. By working closely with the FusionPLD partners, AMD certifies that the tools provide accurate, quality support. By ensuring that thirdparty tools are available, costs are lowered because a designer does not have to buy a complete set of new tools for each device. The FusionPLD program also greatly reduces design time since a designer can use a tool that is already installed and familiar.
BLOCK DIAGRAM
CLK/I0 1 11 I1 - I11
Programmable AND Array (44 x 132)
8 10 12 14 16 16 14 12 10 8
RESET OUTPUT LOGIC MACRO CELL OUTPUT LOGIC MACRO CELL OUTPUT LOGIC MACRO CELL OUTPUT LOGIC MACRO CELL OUTPUT LOGIC MACRO CELL OUTPUT LOGIC MACRO CELL OUTPUT LOGIC MACRO CELL OUTPUT LOGIC MACRO CELL OUTPUT LOGIC MACRO CELL OUTPUT LOGIC MACRO CELL PRESET
I/O0
I/O1
I/O2
I/O3
I/O4
I/O5
I/O6
I/O7
I/O8
I/O9
16559C-1
Publication# 16559 Rev. C Issue Date: February 1996
Amendment /0
2-197
AMD
CONNECTION DIAGRAMS Top View SKINNYDIP/FLATPACK
CLK/I0 I1 I2 I3 I4 I5 I6 I7 I8 I9 I10 GND 1 2 3 4 5 6 7 8 9 10 11 12 24 23 22 21 20 19 18 17 16 15 14 13 VCC I/O9 I/O8 I/O7 I/O6 I/O5 I/O4 I/O3 I/O2 I/O1 I/O0 I11 I10 GND
16559C-2
PLCC/LCC
CLK/I0 VCC I/O9 I/O8 NC 1
I2
I1
4 I3 I4 I5 NC I6 I7 I8 5 6 7 8 9 10 11
3
2
28 27 26 25 24 23 22 21 20 19 I/O7 I/O6 I/O5 NC I/O4 I/O3 I/O2
12 13 14 15 16 17 18 I/O0 I/O1 NC I11 I9
16559C-3
Note: Pin 1 is marked for orientation.
PIN DESIGNATIONS
CLK I I/O NC VCC = Clock = Input = Input/Output = No Connect = Supply Voltage GND = Ground
2-198
PAL22V10 Family
AMD
ORDERING INFORMATION Commercial Products
AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:
PAL
22
V 10 -7 P C
FAMILY TYPE PAL or AmPAL = Programmable Array Logic NUMBER OF ARRAY INPUTS OUTPUT TYPE V = Versatile NUMBER OF OUTPUTS SPEED -7 = 7.5 ns tPD -10 = 10 ns tPD -15 = 15 ns tPD A = 25 ns tPD
OPTIONAL PROCESSING Blank = Standard Processing OPERATING CONDITIONS C = Commercial (0C to +75C) PACKAGE TYPE P = 24-Pin 300 mil Plastic SKINNYDIP (PD3024) J = 28-Pin Plastic Leaded Chip Carrier (PL 028)
Valid Combinations PAL22V10-7 PAL22V10-10 PAL22V10-15 AMPAL22V10A PC, JC
Valid Combinations Valid Combinations lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.
PAL22V10-7/10/15, AMPAL22V10A (Com'l)
2-199
AMD
FUNCTIONAL DESCRIPTION
The PAL22V10 allows the systems engineer to implement a design on-chip, by opening fuse links to configure AND and OR gates within the device, according to the desired logic function. Complex interconnections between gates, which previously required timeconsuming layout, are lifted from the PC board and placed on silicon, where they can be easily modified during prototyping or production. Product terms with all fuses opened assume the logical HIGH state; product terms connected to both true and complement of any single input assume the logical LOW state. The PAL22V10 has 12 inputs and 10 I/O macrocells. The macrocell (Figure 1) allows one of four potential output configurations; registered output or combinatorial I/O, active high or active low (see Figure 2). The configuration choice is made according to the user's design
specification and corresponding programming of the configuration bits S0 - S1. Multiplexer controls initially are connected to ground (0) through a programmable fuse, selecting the "0" path through the multiplexer. Programming the fuse disconnects the control line from GND and it is driven to a high level, selecting the "1" path. The device is produced with a fuse link at each input to the AND gate array, and connections may be selectively removed by applying appropriate voltages to the circuit.
Variable Input/Output Pin Ratio
The PAL22V10 has twelve dedicated input lines, and each macrocell output can be an I/O pin. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity. Unused input pins should be tied to VCC or GND.
AR DQ CLK Q SP S1
1 1 0 0
0 1 0 1 S1 S0 0 0 1 1 S0 0 1 0 1 Output Configuration Registered/Active Low Registered/Active High Combinatorial/Active Low Combinatorial/Active High I/On
0 1
0 = Unprogrammed fuse 1 = Programmed fuse
16559C-4
Figure 1. Output Logic Macrocell Diagram
2-200
PAL22V10 Family
AMD
Registered Output Configuration
Each macrocell of the PAL22V10 includes a D-type flipflop for data storage and synchronization. The flip-flop is loaded on the LOW-to-HIGH transition of the clock input. In the registered configuration (S1 = 0), the array feedback is from Q of the flip-flop.
S0 = 0 S1 = 0 Q Q SP
Combinatorial I/O Configuration
Any macrocell can be configured as combinatorial by selecting the multiplexer path that bypasses the flip-flop (S1 = 1). In the combinatorial configuration the feedback is from the pin.
AR D CLK
S0 = 0 S1 = 1
Registered/Active Low
S0 = 1 S1 = 0 Q Q SP
Combinatorial/Active Low
S0 = 1 S1 = 1
AR D CLK
Registered/Active High
Combinatorial/Active High
16559C-5
Figure 2. Macrocell Configuration Options
Programmable Three-State Outputs
Each output has a three-state output buffer with threestate control. A product term controls the buffer, allowing enable and disable to be a function of any product of device inputs or output feedback. The combinatorial output provides a bidirectional I/O pin, and may be configured as a dedicated input if the buffer is always disabled.
Preset/Reset
For initialization, the PAL22V10 has Preset and Reset product terms. These terms are connected to all registered outputs. When the Synchronous Preset (SP) product term is asserted high, the output registers will be loaded with a HIGH on the next LOW-to-HIGH clock transition. When the Asynchronous Reset (AR) product term is asserted high, the output registers will be immediately loaded with a LOW independent of the clock. Note that preset and reset control the flip-flop, not the output pin. The output level is determined by the output polarity selected.
Programmable Output Polarity
The polarity of each macrocell output can be active high or active low, either to match output signal needs or to reduce product terms. Programmable polarity allows Boolean expressions to be written in their most compact form (true or inverted), and the output can still be of the desired polarity. It can also save "DeMorganizing" efforts. Selection is controlled by programmable bit S0 in the output macrocell, and affects both registered and combinatorial outputs. Selection is automatic, based on the design specification and pin definitions.
Power-Up Reset
All flip-flops power-up to a logic LOW for predictable system initialization. Outputs of the PAL22V10 will depend on the programmed output polarity. The VCC rise must be monotonic and the reset delay time is 1000 ns maximum.
PAL22V10 Family
2-201
AMD
Register Preload
The register on the PAL22V10 can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.
Quality and Testability
The PAL22V10 offers a very high level of built-in quality. Extra programmable fuses, test words and test columns provide a means of verifying performance of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming yields and post-programming functional yields in the industry.
Technology
The AMPAL22V10A is fabricated with AMD's diffusionisolated bipolar process. The array connections are formed with highly reliable PtSi fuse. The PAL22V10-15, -10 and -7 are fabricated with AMD's diffusion-isolated bipolar process. This process reduces parasitic capacitances and minimum geometries to provide higher performance. The array connections are formed with PtSi fuses on the -15, and TiW fuses on the -7 and -10 for reliable operation.
Security Fuse
After programming and verification, a PAL22V10 design can be secured by programming the security fuse. Once programmed, this fuse defeats readback of the internal programmed pattern by a device programmer, securing proprietary designs from competitors. When the security fuse is programmed, the array will read as if every fuse is programmed, and preload will be disabled.
Programming
The PAL22V10 can be programmed on standard logic programmers. Approved programmers are listed at the end of this data book.
2-202
PAL22V10 Family
AMD
LOGIC DIAGRAM SKINNYDIP (PLCC/LCC) Pinouts
CLK/I 0 1 (2) 0 1 0 3 4 7 8 11 12 15 16 19 20 23 24 27 28 31 32 35 36 39 40 43 AR
1 D 0 1 0 1
24 (28) VCC
AR SP
1 Q Q 0 0
23 I/O 9 (27)
9
0 1 10
1 D AR Q 1 0 0 0 1 0 1
22 I/O 8 (26)
20 SP
Q
I1
2 (3) 21
0 1
1 D AR Q Q 1 0 0 0 1 0 1
21 I/O 7 (25)
33
SP 0 1
I2
3 (4)
34
1 D AR Q Q 1 0 0 0 1 0 1
20 I/O 6 (24)
SP 48 I3 4 (5) 0 1 49
1 D AR Q Q 1 0 0 0 1 0 1
19 I/O 5 (23)
SP 65 I4 5 (6) 0 1 66
1 D AR Q Q 1 0 0 0 1 0 1
18 I/O 4 (21)
SP 82 I5 6 (7) 0 1
1 D AR Q Q 1 0 0 0 1 0 1
83 17 I/O 3 (20)
SP 97 I6 7 (9) 0 1 98
1 D AR Q Q 1 0 0 0 1 0 1
16 I/O 2 (19)
110
SP 0 1
I7
8 (10)
111
1 D AR Q 1 0 0 0 1 0 1
15 I/O 1 (18)
121
Q
SP 0 1
I8
9 (11)
122
1 D AR Q 1 0 0 0 1 0 1
14 I/O 0 (17)
130 SP
Q
I9
10 (12) 11 (13)
0 1 131 SP 13 (16) 0 3 4 7 8 11 12 15 16 19 20 23 24 27 28 31 32 35 36 39 40 43 I11
I
10
GND
12 (14)
16559C-6
PAL22V10 Family
2-203
AMD
ABSOLUTE MAXIMUM RATINGS
Storage Temperature . . . . . . . . . . . -65C to +150C Ambient Temperature with Power Applied . . . . . . . . . . . . . . . . . -55C to +125C Supply Voltage with Respect to Ground . . . . . . . . . . . . . -0.5 V to +7.0 V DC Input Voltage . . . . . . . . . . . -1.2 V to VCC + 0.5 V DC Output or I/O Pin Voltage . -0.5 V to VCC + 0.5 V
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.
OPERATING RANGES
Commercial (C) Devices Ambient Temperature (TA) Operating in Free Air . . . . . . . . . . . . . . 0C to +75C Supply Voltage (VCC) with Respect to Ground . . . . . . . . +4.75 V to +5.25 V
Operating ranges define those limits between which the functionality of the device is guaranteed.
DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified
Parameter Symbol VOH VOL VIH VIL VI IIH IIL II IOZH IOZL ISC ICC Parameter Description Output HIGH Voltage Output LOW Voltage Input HIGH Voltage Input LOW Voltage Input Clamp Voltage Input HIGH Current Input LOW Current Maximum Input Current Off-State Output Leakage Current HIGH Off-State Output Leakage Current LOW Output Short-Circuit Current Supply Current Test Conditions IOH = -3.2 mA IOL = 16 mA VIN = VIH or VIL VCC = Min VIN = VIH or VIL VCC = Min 2.0 0.8 -1.2 25 Input CLK -100 -150 1 100 -100 -30 -130 220 mA A A mA mA Min 2.4 0.5 Max Unit V V V V V A A
Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1) Guaranteed Input Logical LOW Voltage for all Inputs (Note 1) IIN = -18 mA, VCC = Min VIN = 2.7 V, VCC = Max (Note 2) VIN = 0.4 V, VCC = Max (Note 2) VIN = 5.5 V, VCC = Max VOUT = 2.7 V, VCC = Max VIN = VIH or VIL (Note 2) VOUT = 0.4 V, VCC = Max VIN = VIH or VIL (Note 2) VOUT = 0.5 V, VCC = Max (Note 3) VIN = 0 V, Outputs Open (IOUT = 0 mA) VCC = Max
Notes: 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included. 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH). 3. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
2-204
PAL22V10-7 (Com'l)
AMD
CAPACITANCE (Note 1)
Parameter Symbol CIN COUT Parameter Description Input Capacitance Output Capacitance Test Conditions VIN = 2.0 V VOUT = 2.0 V VCC = 5.0 V TA = 25C f = 1 MHz Typ 6 5 pF Unit
Note: 1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)
Parameter Symbol tPD tS tH tCO tSKEWR tAR tARW tARR tSPR tWL tWH Maximum Frequency (Note 4) Parameter Description Input or Feedback to Combinatorial Output Setup Time from Input, Feedback or SP to Clock Hold Time Clock to Output Skew Between Registered Outputs (Note 5) Asynchronous Reset to Registered Output Asynchronous Reset Width Asynchronous Reset Recovery Time Synchronous Preset Recovery Time Clock Width LOW HIGH External Feedback Internal Feedback (fCNT) No Feedback 1/(tS + tCO) 1/(tS + tCF) (Note 6) 1/(tWH + tWL) 8 8 5 4 4 91 100 125 8 7.5 Min (Note 3) 1 5 0 1 6 1 12 Max 7.5 Unit ns ns ns ns ns ns ns ns ns ns ns MHz MHz MHz ns ns
fMAX
tEA tER
Input to Output Enable Using Product Term Control Input to Output Disable Using Product Term Control
Notes: 2. See Switching Test Circuit for test conditions. 3. Output delay minimums are measured under best-case conditions. 4. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected. 5. Skew is measured with all outputs switching in the same direction. 6. tCF is a calculated value and is not guaranteed. tCF can be found using the following equation: tCF = 1/fMAX (internal feedback) - tS.
PAL22V10-7 (Com'l)
2-205
AMD
ABSOLUTE MAXIMUM RATINGS
Storage Temperature . . . . . . . . . . . -65C to +150C Ambient Temperature with Power Applied . . . . . . . . . . . . . . . . . -55C to +125C Supply Voltage with Respect to Ground . . . . . . . . . . . . . -0.5 V to +7.0 V DC Input Voltage . . . . . . . . . . . -1.2 V to VCC + 0.5 V DC Output or I/O Pin Voltage . . . . . . . . . . . . . . . -0.5 V to VCC + 0.5 V
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.
OPERATING RANGES
Commercial (C) Devices Ambient Temperature (TA) Operating in Free Air . . . . . . . . . . . . . . 0C to +75C Supply Voltage (VCC) with Respect to Ground . . . . . . . . +4.75 V to +5.25 V
Operating ranges define those limits between which the functionality of the device is guaranteed.
DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified
Parameter Symbol VOH VOL VIH VIL VI IIH IIL II IOZH IOZL ISC ICC Parameter Description Output HIGH Voltage Output LOW Voltage Input HIGH Voltage Input LOW Voltage Input Clamp Voltage Input HIGH Current Input LOW Current Maximum Input Current Off-State Output Leakage Current HIGH Off-State Output Leakage Current LOW Output Short-Circuit Current Supply Current Test Conditions IOH = -3.2 mA IOL = 16 mA VIN = VIH or VIL VCC = Min VIN = VIH or VIL VCC = Min 2.0 0.8 -1.2 25 Input CLK -100 -150 1 100 -100 -30 -130 180 Min 2.4 0.5 Max Unit V V V V V A A mA A A mA mA
Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1) Guaranteed Input Logical LOW Voltage for all Inputs (Note 1) IIN = -18 mA, VCC = Min VIN = 2.7 V, VCC = Max (Note 2) VIN = 0.4 V, VCC = Max (Note 2) VIN = 5.5 V, VCC = Max VOUT = 2.7 V, VCC = Max VIN = VIH or VIL (Note 2) VOUT = 0.4 V, VCC = Max VIN = VIH or VIL (Note 2) VOUT = 0.5 V, VCC = Max (Note 3) VIN = 0 V, Outputs Open (IOUT = 0 mA) VCC = Max
Notes: 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included. 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH). 3. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
2-206
PAL22V10-10 (Com'l)
AMD
CAPACITANCE (Note 1)
Parameter Symbol CIN COUT Parameter Description Input Capacitance Output Capacitance Test Conditions VIN = 2.0 V VOUT = 2.0 V VCC = 5.0 V TA = 25C f = 1 MHz Typ 6 5 pF Unit
Note: 1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)
Parameter Symbol tPD tS tH tCO tAR tARW tARR tSPR tWL tWH Clock Width Parameter Description Input or Feedback to Combinatorial Output Setup Time from Input, Feedback or SP to Clock Hold Time Clock to Output Asynchronous Reset to Registered Output Asynchronous Reset Width Asynchronous Reset Recovery Time Synchronous Preset Recovery Time LOW HIGH External Feedback Internal Feedback (fCNT) No Feedback 1/(tS + tCO) 1/(tS + tCF) (Note 5) 1/(tWH + tWL) 10 8 8 5 5 71 80 100 11 9 Min (Note 3) 1 7 0 1 7 15 Max 10 Unit ns ns ns ns ns ns ns ns ns ns MHz MHz MHz ns ns
fMAX
Maximum Frequency (Note 4)
tEA tER
Input to Output Enable Using Product Term Control Input to Output Disable Using Product Term Control
Notes: 2. See Switching Test Circuit for test conditions. 3. Output delay minimums are measured under best-case conditions. 4. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected. 5. tCF is a calculated value and is not guaranteed. tCF can be found using the following equation: tCF = 1/fMAX (internal feedback) - tS.
PAL22V10-10 (Com'l)
2-207
AMD
ABSOLUTE MAXIMUM RATINGS
Storage Temperature . . . . . . . . . . . -65C to +150C Ambient Temperature with Power Applied . . . . . . . . . . . . . . . . . -55C to +125C Supply Voltage with Respect to Ground . . . . . . . . . . . . . -0.5 V to +7.0 V DC Input Voltage . . . . . . . . . . . -0.5 V to VCC + 0.5 V DC Input Current . . . . . . . . . . . . . -30 mA to +5 mA DC Output or I/O Pin Voltage . . . . . . . . . . . . . . . -0.5 V to VCC + 0.5 V Static Discharge Voltage . . . . . . . . . . . . . . . . . 2001 V
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.
OPERATING RANGES
Commercial (C) Devices Ambient Temperature (TA) Operating in Free Air . . . . . . . . . . . . . . 0C to +75C Supply Voltage (VCC) with Respect to Ground . . . . . . . . +4.75 V to +5.25 V
Operating ranges define those limits between which the functionality of the device is guaranteed.
DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified
Parameter Symbol VOH VOL VIH VIL VI IIH IIL II IOZH IOZL ISC ICC Parameter Description Output HIGH Voltage Output LOW Voltage Input HIGH Voltage Input LOW Voltage Input Clamp Voltage Input HIGH Current Input LOW Current Maximum Input Current Off-State Output Leakage Current HIGH Off-State Output Leakage Current LOW Output Short-Circuit Current Supply Current Test Conditions IOH = -3.2 mA IOL = 16 mA VIN = VIH or VIL VCC = Min VIN = VIH or VIL VCC = Min 2.0 0.8 -1.2 25 -100 1 100 -100 -30 -130 180 Min 2.4 0.5 Max Unit V V V V V A A mA A A mA mA
Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1) Guaranteed Input Logical LOW Voltage for all Inputs (Note 1) IIN = -18 mA, VCC = Min VIN = 2.7 V, VCC = Max (Note 2) VIN = 0.4 V, VCC = Max (Note 2) VIN = 5.5 V, VCC = Max VOUT = 2.7 V, VCC = Max VIN = VIH or VIL (Note 2) VOUT = 0.4 V, VCC = Max VIN = VIH or VIL (Note 2) VOUT = 0.5 V, VCC = Max (Note 3) VIN = 0 V, Outputs Open (IOUT = 0 mA) VCC = Max
Notes: 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included. 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH). 3. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
2-208
PAL22V10-15 (Com'l)
AMD
CAPACITANCE (Note 1)
Parameter Symbol CIN COUT Parameter Description Input Capacitance Output Capacitance Test Conditions VIN = 2.0 V VOUT = 2.0 V VCC = 5.0 V TA = 25C f = 1 MHz Typ 9 6 5 Unit pF
Note: 1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)
Parameter Symbol tPD tS tH tCO tAR tARW tARR tSPR tWL tWH Maximum Frequency (Note 4) Parameter Description Input or Feedback to Combinatorial Output Setup Time from Input, Feedback or SP to Clock Hold Time Clock to Output Asynchronous Reset to Registered Output Asynchronous Reset Width Asynchronous Reset Recovery Time Synchronous Preset Recovery Time Clock Width LOW HIGH External Feedback Internal Feedback (fCNT) No Feedback 1/(tS + tCO) 1/(tS + tCF) (Note 5) 1/(tWH + tWL) 15 10 10 6 6 50 80 83 15 15 10 0 10 20 Min (Note 3) Max 15 Unit ns ns ns ns ns ns ns ns ns ns MHz MHz MHz ns ns
fMAX
tEA tER
Input to Output Enable Using Product Term Control Input to Output Disable Using Product Term Control
Notes: 2. See Switching Test Circuit for test conditions. 3. Output delay minimums are measured under best-case conditions. 4. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected. 5. tCF is a calculated value and is not guaranteed. tCF can be found using the following equation: tCF = 1/fMAX (internal feedback) - tS.
PAL22V10-15 (Com'l)
2-209
AMD
ABSOLUTE MAXIMUM RATINGS
Storage Temperature . . . . . . . . . . . -65C to +150C Ambient Temperature with Power Applied . . . . . . . . . . . . . . . . . -55C to +125C Supply Voltage with Respect to Ground . . . . . . . . . . . . . -0.5 V to +7.0 V DC Input Voltage . . . . . . . . . . . . . . . -0.5 V to +5.5 V DC Input Current . . . . . . . . . . . . . . -30 mA to +5 mA DC Output or I/O Pin Voltage . . . -0.5 V to VCC Max
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.
OPERATING RANGES
Commercial (C) Devices Ambient Temperature (TA) Operating in Free Air . . . . . . . . . . . . . . 0C to +75C Supply Voltage (VCC) with Respect to Ground . . . . . . . . +4.75 V to +5.25 V
Operating ranges define those limits between which the functionality of the device is guaranteed.
DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified
Parameter Symbol VOH VOL VIH VIL VI IIH IIL II IOZH IOZL ISC ICC Parameter Description Output HIGH Voltage Output LOW Voltage Input HIGH Voltage Input LOW Voltage Input Clamp Voltage Input HIGH Current Input LOW Current Maximum Input Current Off-State Output Leakage Current HIGH Off-State Output Leakage Current LOW Output Short-Circuit Current Supply Current Test Conditions IOH = -3.2 mA IOL = 16 mA VIN = VIH or VIL VCC = Min VIN = VIH or VIL VCC = Min 2.0 0.8 -1.2 25 -100 1 100 -100 -30 -90 180 Min 2.4 0.5 Max Unit V V V V V A A mA A A mA mA
Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1) Guaranteed Input Logical LOW Voltage for all Inputs (Note 1) IIN = -18 mA, VCC = Min VIN = 2.7 V, VCC = Max (Note 2) VIN = 0.4 V, VCC = Max (Note 2) VIN = 5.5 V, VCC = Max VOUT = 2.7 V, VCC = Max VIN = VIH or VIL (Note 2) VOUT = 0.4 V, VCC = Max VIN = VIH or VIL (Note 2) VOUT = 0.5 V, VCC = Max (Note 3) VIN = 0 V, Outputs Open (IOUT = 0 mA) VCC = Max
Notes: 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included. 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH). 3. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
2-210
AMPAL22V10A (Com'l)
AMD
CAPACITANCE (Note 1)
Parameter Symbol CIN COUT Parameter Description Input Capacitance Output Capacitance Test Conditions VIN = 2.0 V VOUT = 2.0 V VCC = 5.0 V TA = 25C f = 1 MHz Typ 11 6 9 Unit pF
Note: 1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)
Parameter Symbol tPD tS tH tCO tAR tARW tARR tSPR tWL tWH fMAX tEA tER Maximum Frequency (Note 3) Parameter Description Input or Feedback to Combinatorial Output Setup Time from Input, Feedback or SP to Clock Hold Time Clock to Output Asynchronous Reset to Registered Output Asynchronous Reset Width Asynchronous Reset Recovery Time Synchronous Preset Recovery Time Clock Width LOW HIGH External Feedback 1/(tS + tCO) 25 35 20 15 15 28.5 25 25 20 0 15 30 Min Max 25 Unit ns ns ns ns ns ns ns ns ns ns MHz ns ns
Input to Output Enable Using Product Term Control Input to Output Disable Using Product Term Control
Notes: 2. See Switching Test Circuit for test conditions. 3. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
AMPAL22V10A (Com'l)
2-211
AMD
SWITCHING WAVEFORMS
Input or Feedback tS Input or Feedback VT tPD Combinatorial Output VT
16559C-7
VT tH VT tCO
Clock
Registered Output
VT
16559C-8
Combinatorial Output
Registered Output
Input or Feedback tWH Clock tWL
16559C-9
VT tER tEA VOH - 0.5V VOL + 0.5V VT
16559C-10
VT
Output
Clock Width
Input to Output Disable/Enable
Input Asserting Asynchronous Reset
tARW VT tAR
Input Asserting Synchronous Preset tS tH
VT tSPR VT tCO
Registered Output
VT tARR
Clock
Clock
VT
16559C-11
Registered Output
VT
16559C-12
Asynchronous Reset
Synchronous Preset
Notes: 1. VT = 1.5 V. 2. Input pulse amplitude 0 V to 3.0 V. 3. Input rise and fall times 2 ns - 4 ns typical.
2-212
PAL22V10 Family
AMD
KEY TO SWITCHING WAVEFORMS
WAVEFORM INPUTS Must be Steady May Change from H to L May Change from L to H Don't Care, Any Change Permitted Does Not Apply OUTPUTS Will be Steady Will be Changing from H to L Will be Changing from L to H Changing, State Unknown Center Line is HighImpedance "Off" State
KS000010-PAL
SWITCHING TEST CIRCUIT
5V
S1
R1 Output R2 Test Point
CL
16559C-13
Commercial Specification tPD, tCO tEA tER S1 Closed Z H: Open Z L: Closed H Z: Open L Z: Closed 50 pF 5 pF 300 CL R1 R2 All except -7: 390 -7: 300
Measured Output Value 1.5 V 1.5 V H Z: VOH - 0.5 V L Z: VOL + 0.5 V
PAL22V10 Family
2-213
AMD
MEASURED SWITCHING CHARACTERISTICS for the PAL22V10-10
VCC = 4.75 V, TA = 75C (Note 1)
10
9
tPD, ns 8
7 1 2 3 4 5 6 7 8 9 10 Number of Outputs Switching
tPD vs. Number of Outputs Switching
16559C-14
13 12 11 10 tPD, ns 9 8 7 0 40 80 CL, pF 120 160 200
tPD vs. Load Capacitance
16559C-15
Note: 1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where tPD may be affected.
2-214
PAL22V10-10
AMD
INPUT/OUTPUT EQUIVALENT SCHEMATICS
VCC
Input
Program/Verify Circuitry
16559C-16
Typical Input
VCC 40 NOM
Output
Input, I/O Pins
Program/Verify/ Test Circuitry Preload Circuitry
16559C-17
Typical Output
PAL22V10 Family
2-215
AMD
POWER-UP RESET
The power-up reset feature ensures that all flip-flops will be reset to LOW after the device has been powered up. The output state will depend on the programmed pattern. This feature is valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset and the wide range of ways VCC
Parameter Symbol tPR tS tWL Parameter Description Power-up Reset Time Input or Feedback Setup Time Clock Width LOW
can rise to its steady state, two conditions are required to ensure a valid power-up reset. These conditions are:
s The VCC rise must be monotonic. s Following reset, the clock input must not be driven
from LOW to HIGH until all applicable input and feedback setup times are met.
Max 1000
Unit ns See Switching Characteristics
VCC
Power 4V
tPR
Registered Active-Low Output
tS
Clock
16559C-18
tWL
Power-Up Reset Waveform
2-216
PAL22V10 Family

▲Up To Search▲

Price & Availability of AMPAL22V10

	To Download AMPAL22V10 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .